October 2001 Revised May 2005

FAIRCHILD

SEMICONDUCTOR

74ALVC16374 Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The 74ALVC16374 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs

■ t_{PD}

- 3.5 ns max for 3.0V to 3.6V $\rm V_{CC}$
- 4.4 ns max for 2.3V to 2.7V V_{CC} 7.8 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array

(FBGA) Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions
74ALVC16374GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC16374MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 2005 Fairchild Semiconductor Corporation DS500692

74ALVC16374

Logic Symbol

In

ŌE, --C

2

 I_3

4

 I_6 $|_7$ 9

8

5

10 11 12 13 14 15

ŌE,

СР

CР 02 03 04 05 06 07 08 09 010 011 012 013 014 015 0, 0, **Connection Diagrams** Pin Assignment for TSSOP 0E1 48 CP1 00 47 0 o₁ – 46 - 1, GND · 45 - GND 0₂ -44 - 1₂ 03 43 13 Vcc – v_{cc} 04 -4 • |4 40 05 15 39 10 GND -- GND 06 11 38 6 0₇ -12 37 0₈ -13 36 8 35 09 14 lq. GND -15 34 - GND — 4 o 010 16 33 17 32 011 -- 41 18 31 v_{cc} - v_{cc} 30 | I₁₂ 0₁₂ -19 0₁₃ -GND -20 29 - h 3 21 28 - GNE 27 |₁₄ 26 |₁₅ 0₁₄ — 22 23 015 ōĒ2 -25 - CP2 24 Pin Assignment for FBGA 1 2 3 4 5 6 ०००००० < ш 000000 000000 Ο 000000 Δ 000000 ш ш 000000 000000 U т 000000 -(Top Thru View)

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
CPn	Clock Pulse Input
I ₀ —I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	CP ₁	NC	I ₀
В	02	01	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	l ₃	I ₄
D	0 ₆	O ₅	GND	GND	۱ ₅	I ₆
Е	0 ₈	0 ₇	GND	GND	۱ ₇	I ₈
F	O ₁₀	O ₉	GND	GND	lg	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	OE ₂	CP ₂	NC	I ₁₅

Truth Tables

	Inputs		Outputs
CP1	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
~	L	Н	Н
~	L	L	L
L	L	Х	O ₀
х	н	Х	Z
	Inputs		Outputs
CP2	OE ₂	I ₈ —I ₁₅	O ₈ -O ₁₅
~	L	Н	н
~	L	L	L
L	L	Х	O ₀ Z

= HIGH Voltage Level н

L = LOW Voltage Level = Immaterial (HIGH or LOW, inputs may not float) = High Impedance

X Z


O₀ = Previous O₀ before HIGH-to-LOW of CP

Functional Description

The 74ALVC16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operations of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 4)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 5)	-0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
$V_{I} < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating Conditions (Note 6)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Free Air Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Rate (\(\Delta t/\(\Delta V))	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		1.65 -1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 -1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		1
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \ \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12mA$	2.3		0.7	v
			2.7		0.4	
		I _{OL} = 24 mA	3		0.55	
l	Input Leakage Current	$0 \leq V_l \leq 3.6V$	3.6		±5.0	μA
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
lcc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μA


AC Electrical Characteristics

Quarter		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$								
	Parameter	C _L = 50 pF				C _L = 30 pF			Units	
Symbol	Falameter	V $_{CC}$ = 3.3V \pm 0.3V		V _{CC} = 2.7V		V $_{CC}$ = 2.5V \pm 0.2V		V $_{CC}$ = 1.8V \pm 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency	250		200		200		100		ns
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.3	3.5	1.5	4.4	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.0	1.5	5.1	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.0	1.5	4.3	1.0	3.8	1.5	6.8	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
s	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	Parameter		Conditions	$T_A = +25^{\circ}C$		Units
Symbol			conditions	v _{cc}	Typical	Units
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance Outputs Enabled		$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	pi





74ALVC16374

